Abstract—In this paper, a new active snubber cell that overcomes most of the drawbacks of the normal “zero voltage transition-pulse width modulation” (ZVT-PWM) converter is proposed to contrive a new family of ZVT-PWM converters. A converter with the proposed snubber cell can also operate at light load conditions. All of the semiconductor devices in this converter are turned on and off under exact or near zero voltage switching (ZVS) and/or zero current switching (ZCS). No additional voltage and current stresses on the main switch and main diode occur. Also, the auxiliary switch and auxiliary diodes are subjected to voltage and current values at allowable levels. Moreover, the converter has a simple structure, low cost, and ease of control. A ZVT-PWM boost converter equipped with the proposed snubber cell is analyzed in detail. The predicted operation principles and theoretical analysis of the presented converter are verified with a prototype of a 2 kW and 50 kHz PWM boost converter with insulated gate bipolar transistor (IGBT). In this study, a design procedure of the proposed active snubber cell is also presented. Additionally, at full output power in the proposed soft switching converter, the main switch loss is about 27% and the total circuit loss is about 36% of that in its counterpart hard switching converter, and so the overall efficiency, which is about 91% in the hard switching case, increases to about 97%.

Index Terms—Active snubber cells, soft switching, zero current switching, zero current transition, zero voltage switching, zero voltage transition.

I. INTRODUCTION

PULSE width modulated (PWM) dc–dc converters have been widely used in industry due to their high power density, fast transient response and ease of control. Higher power density and faster transient response can be achieved by increasing switching frequency. However, the more switching frequency increases, the more switching losses and electromagnetic interference (EMI) noise occur. For this reason, the switching frequency can be increased by decreasing the switching losses through circuits called snubber cells [1]–[12]. In literature, there are many types of proposed snubber cells, such as RC/RCD, polarized/nonpolarized, resonant/nonresonant, and active/passive snubbers [1].

In resonant converters, switching losses are significantly reduced by means of the commutations which are realized with either zero voltage switching (ZVS) or zero current switching (ZCS). But, in these types of converters, excessive voltage and current stresses occur, and power density is lower and control is harder than normal PWM converters [3], [4], [6]–[8].

In recent years, a number of zero voltage transition (ZVT) and zero current transition (ZCT) PWM converters have been proposed by adding resonant active snubbers to conventional PWM converters to combine the desirable features of both resonant and normal PWM techniques [3]–[5], [7]. In these converters, the turn on or off process takes place under ZVS and/or ZCS during a very short period of ZVT or ZCT time provided by a resonance. Consequently, because the resonances occur during very short periods of time, the converter acts as a normal PWM converter during most of the time. However, the on and off states of the PWM operation have a minimum time duration because of the operation features of the snubber components [2], [8].

In the conventional ZVT-PWM converter [2], the main switch is perfectly turned on under ZVS and near ZCS by ZVT with a parallel resonance. The main diode is turned on and off with ZVS. The load current and the reverse recovery current of the main diode and the energy of the resonant capacitor including the parasitic capacitor of the main switch are transferred to the resonant inductor by an auxiliary switch. However, the main switch is turned off with only near ZVS and the auxiliary switch is turned on with near ZCS. Moreover, the operation of the circuit is strongly dependent on line and load conditions. The turn off of the auxiliary switch with soft switching and the transfer of the energy stored in the inductor are very difficult to carry out and require additional circuits. There has been much research in this area to solve these problems [2], [3], [5], [7], [9], [12].

In the normal ZCT-PWM converter [3], the main switch is perfectly turned off under ZCS and ZVS by ZCT with a serial resonance. The auxiliary switch is turned on with near ZCS. The operation of the circuit is very lightly dependent on line and load conditions. However, the main switch is turned on and main diode is turned off simultaneously with hard switching, so that a short circuit occurs at the same time. The prevention of this short circuit causing losses and EMI noise of large magnitudes is very hard to realize. Also, the auxiliary switch is turned off with hard switching, and the parasitic capacitors of the switches discharge through the switches [3], [5].

In addition, most active snubber cells are seriously criticized due to their complexity and thus high cost and difficult control, a large amount of circulating energy and so excessive voltage and current stresses, and also narrow line and load ranges [3], [10].

In recent years, the insulated gate bipolar transistor (IGBT) has been broadly used as a switching device in high power industrial applications. While an IGBT has high switching power, low conduction loss, and low cost, it has relatively high switching loss [2], [3].

In this study, a new active snubber cell that overcomes most of the problems of the normal ZVT-PWM converter [2] is proposed to contrive a new family of ZVT-PWM converters. Addi-
tionally, it has a simple structure, low cost, and ease of control. This snubber cell basically consists of an inductor, a capacitor, an auxiliary transistor and two auxiliary diodes. A ZVT-PWM converter with the proposed active snubber cell can also operate at light load conditions. All of the semiconductor devices in this converter are turned on and off under exact or near ZVS and/or ZCS. No additional voltage and current stresses on the main switch and the main diode occur. Also, the voltage and current stresses on the auxiliary components stay at allowable levels. A ZVT-PWM boost converter equipped with the proposed snubber cell is analyzed in detail. The predicted operation principles and theoretical analysis of the proposed converter are verified with a prototype of a 2 kW and 50 kHz IGBT-PWM boost converter.

II. OPERATION PRINCIPLES AND ANALYSIS

A. Definitions and Assumptions

The circuit scheme of the proposed new ZVT-PWM boost converter is shown in Fig. 1. The proposed active snubber cell basically consists of a snubber inductor \( L_s \), a resonant capacitor \( C_f \), an auxiliary transistor \( T_2 \), and two auxiliary diodes \( D_1 \) and \( D_2 \). Naturally, the auxiliary transistor \( T_2 \) has a lower power rating and is faster than the main transistor \( T_1 \). In the proposed converter, the capacitor \( C_r \) in parallel with \( T_1 \) is not required, and the diode \( D_{T1} \) in antiparallel with \( T_1 \) may not be used. The diode \( D_r \) in series with \( L_s \) can be used for the same purpose as that in the normal ZVT-PWM converter. The capacitor \( C_r \) can be assumed to be the sum of the parasitic capacitor of \( T_1 \) and the other parasitic capacitors incorporating it.

The following assumptions are made to simplify the steady state analysis of the circuit given in Fig. 1 during one switching cycle.

a) Input voltage \( V_i \) is constant.

b) Output voltage \( V_o \) is constant or output capacitor \( C_F \) is large enough.

c) Input current \( I_i \) is constant or main inductor \( L_F \) is large enough.

d) Resonant circuits are ideal.

e) Main inductor \( L_F \) is much larger than snubber inductor \( L_r \).

f) Voltage drops and parasitic capacitors of semiconductor devices are ignored.

g) Reverse recovery time of all diodes except the main diode \( D_F \) is ignored.

B. Operation Stages

Seven stages occur in the steady state operation of the proposed converter over one switching cycle. The equivalent circuit schemes of these operation stages are given in Fig. 2(a)–(g) respectively. Key waveforms concerning the operation stages are shown in Fig. 3.

1) Stage 1 \([t_0 < t < t_2]\): At the beginning of this stage, the main transistor \( T_1 \) and the auxiliary transistor \( T_2 \) are in the off state. The main diode \( D_F \) is in the on state and conducts the current \( I_i \) of the main inductor \( L_F \). At the moment \( t = t_0 \), the equations \( i_{T1} = 0 \), \( v_{T2} = 0 \), \( i_{DF} = I_i \), \( v_{C_r} = V_o \) and \( v_{C_{pb}} = 0 \) are valid.

At \( t = t_0 \), a turn on signal is applied to the gate of the auxiliary transistor \( T_2 \). The devices \( D_r \) and \( T_2 \) are turned on under near ZCS. The rise rate of the current through \( D_r \) and \( T_2 \) is limited by the snubber inductor \( L_s \). During this stage, \( T_2 \) current rises and \( D_F \) current falls simultaneously and linearly. For this stage, the following equations can be written generally as

\[
i_{L_r} = i_{T2} = \frac{V_o}{L_r} (t - t_0) \tag{1}
\]

\[
i_{D_F} = I_i - i_{L_r} = I_i - \frac{V_o}{L_r} (t - t_0). \tag{2}
\]

In the interval of this stage, first at \( t = t_3 \), \( T_2 \) current reaches \( I_i \) and \( D_F \) current falls to zero. Then, \( T_2 \) current continues to rise and \( D_F \) current continues to fall. As a result, at \( t = t_2 \), the reverse recovery current of \( D_F \) drops to \( -I_{L_r} \), thus the main diode \( D_F \) is turned off under ZVS and this stage finishes. For this stage

\[
t_0 = \frac{L_F}{V_o} I_i \tag{3}
\]

\[
i_{L_r} = i_{T2} = I_i + \frac{V_o}{L_r} (t - t_1) \tag{4}
\]

\[
i_{D_F} = -\frac{V_o}{L_r} (t - t_1) \tag{5}
\]

\[
I_{L_{r2}} = i_{L_r}(t_2) = i_{T2}(t_2) = I_i + I_{\pi} \tag{6}
\]

\[
I_{D_{r2}} = i_{D_F}(t_2) = -I_{\pi} \tag{7}
\]

\[
t_{12} = t_{\pi} = \frac{L_r}{V_o} \tag{8}
\]

can also be written. Here \( I_{\pi} \) and \( t_{\pi} \) are the reverse recovery current and the reverse recovery time of the main diode \( D_F \) respectively, for the values of \( I_F = I_i \) and \(-di/dt = -V_o/L_r \). Therefore, at the end of this stage, the main diode \( D_F \) is turned off with ZVS, and the input current \( I_i \) and the reverse recovery current \( I_{\pi} \) of the main diode are commutated to the snubber inductor \( L_r \) and the auxiliary transistor \( T_2 \).

2) Stage 2 \([t_2 < t < t_3]\): Prior to \( t = t_2 \), the main transistor \( T_1 \) and the main diode \( D_F \) are in the off state. The auxiliary transistor \( T_2 \) is in the on state and conducts the current \( I_i + I_{\pi} \). At the instant \( t = t_2 \), \( i_{T1} = 0 \), \( v_{T2} = 0 \), \( i_{DF} = I_i \), \( v_{C_r} = V_o \) and \( v_{C_{pb}} = 0 \) are valid.

At the moment \( t = t_2 \), a parallel resonance between \( L_r \) and \( C_r \) starts to resonate via the resonant path \( C_r - D_r - L_F - T_2 \) under the input current \( I_i \) and with the initial current \( I_{L_{r2}} \) of
the inductor \( L_r \). The following equations are obtained for this resonance:

\[
\begin{align*}
    i_{L_r} &= i_{T_2} = I_i + I_{ir} \cos \omega_1(t - t_2) + \frac{V_o}{Z_1} \sin \omega_1(t - t_2) \\
    v_{C_r} &= v_{T_1} = V_o \cos \omega_1(t - t_2) - Z_1 I_{ir} \sin \omega_1(t - t_2).
\end{align*}
\]  

At \( t = t_3 \), the transfer of the energy stored in the capacitor \( C_r \) to the inductor \( L_r \) is completed, and \( \mu C_r \) becomes 0. The current and energy values of the inductor \( L_r \) reach their maximum levels at the same time. From (9) and (10)

\[
\begin{align*}
    I_{L_{r,\text{max}}} &= I_i + \sqrt{V_o^2 + Z_1^2 I_{ir}^2} / Z_1 \\
    W_{L_{r,\text{max}}} &= \frac{1}{2} L_r I_{L_{r,\text{max}}}^2 = \frac{1}{2} L_r (I_i + I_{ir})^2 + \frac{1}{2} C_r V_o^2 \\
    t_{23} &= \sqrt{L_r C_r} \arctan \frac{V_o}{Z_1 I_{ir}}.
\end{align*}
\]

are derived. In these equations

\[
\begin{align*}
    \omega_1 &= 1/\sqrt{L_r C_r}, \\
    Z_1 &= \sqrt{L_r / C_r}.
\end{align*}
\]

are valid. It should be noted that the capacitor \( C_r \) includes the parasitic capacitors of the main transistor \( T_1 \), the main diode \( D_F \), and the auxiliary diodes \( D_1 \) and \( D_2 \) in this stage. The parasitic capacitors of \( T_1 \) and \( D_1 \) are discharged from \( V_o \) to zero, and the others are charged from zero to \( V_o \). Moreover, in the proposed converter, an additional capacitor \( C_r \) is not required, or the capacitor \( C_r \) can be assumed to be the sum of these parasitic capacitors.

3) Stage 3 [\( t_3 < t < t_4 \); Fig. 2(c)]: Before this stage, only the auxiliary transistor \( T_3 \) is in the on state and conducts the maximum current of the inductor \( L_r \). At \( t = t_3 \), \( v_{T_1} = 0, v_{T_2} = I_{L_{r,\text{max}}} \), \( i_{D_F} \) is 0, \( v_{C_r} = 0 \) and \( v_{C_{TB}} = 0 \) are valid.

Just after \( v_{C_r} \) becomes 0 at \( t = t_3 \), the antiparallel diode \( D_{T_1} \) of the main transistor \( T_1 \) is turned on, and it conducts the excess

Fig. 2. Equivalent circuit schemes of the operation stages in the proposed soft switching converter.
Fig. 3. Key waveforms concerning the operation stages in the proposed soft switching converter.

of the inductor $L_r$ current from the input current $I_i$ during this stage. For this stage

\begin{align}
  i_{L_r} &= i_{D_2} = I_{L_r\text{max}} \\
  i_{D_{T_1}} &= I_{L_r\text{max}} - I_i
\end{align}

(16) (17)

can be written. The duration of this stage, in which $D_{T_1}$ is in the on state, provides basically zero voltage transition (ZVT) for the main transistor $T_1$. Whereas the diode $D_{T_1}$ is required in the normal ZVT-PWM converter, it is not needed, and the following stage can be started directly at $t_d$ in the proposed converter.  

4) Stage 4 [$t_d < t < t_5$: Fig. 2(d)]: At the beginning of this stage, $v_{T_1} = 0$, $v_{D_2} = I_{L_r\text{max}}$, $v_{D_F} = 0$, $v_{C_T} = 0$ and $v_{C_B} = 0$ are valid.

At $t = t_d$, a turn on signal is applied to the gate of the main transistor $T_1$ and the gate signal of the auxiliary transistor $T_2$ is removed simultaneously. At the same time, $T_1$ is turned on with ZVS and begins to conduct the current $I_i$, and $T_2$ is turned off with near ZVS through $C_B$. A serial resonance between $L_r$ and $C_T$ starts to resonate by the way of $L_r - D_1 - C_T - D_T$ under the maximum inductor current $I_{L_r\text{max}}$. Here, the auxiliary diode $D_1$ is turned on with ZVS. For this resonance, the following equations are derived:

\begin{align}
  i_{L_r} &= i_{D_1} = I_{L_r\text{max}}\cos \omega_2(t - t_d) \\
  v_{C_B} &= v_{T_2} = Z_2 I_{L_r\text{max}}\sin \omega_2(t - t_d).
\end{align}

(18) (19)

During this stage the energy stored in inductor $L_r$ is transferred to the capacitor $C_B$. If it is assumed that the capacitor $C_B$ is charged from zero to exactly $V_o$ with the transfer of all the energy in inductor $L_r$, from the equations above

\begin{align}
  V_{C_B} &= v_{C_B}(t_d) = V_{C_B\text{max}} = Z_2 I_{L_r\text{max}} = V_o \\
  t_{t_5} &= \frac{\pi}{\sqrt{L_r C_B}} \\
  \frac{1}{2} L_r I_{L_r\text{max}}^2 &= \frac{1}{2} C_B V_{C_B\text{max}}^2 = \frac{1}{2} C_B V_o^2
\end{align}

(20) (21) (22)

are obtained. If the value of $C_B$ is smaller than the value above, $C_B$ is charged up to $V_o$ again and the excess energy is transferred to the load. If $C_B$ is larger than the value above, the voltage of $C_B$ does not reach $V_o$. In the equations above

\begin{align}
  \omega_2 &= \frac{1}{\sqrt{L_r C_B}} \\
  Z_2 &= \sqrt{\frac{L_r}{C_B}}
\end{align}

(23) (24)

are valid. The capacitor $C_B$ limits the growth rate of $T_2$ voltage in this stage. Thus, $T_2$ is turned off under near ZVS. Moreover, the parasitic capacitors of $T_2$ and $D_2$ incorporate the capacitor $C_B$ in this stage.

At $t = t_d$, as soon as the inductor current $i_{L_r}$ drops to zero, the auxiliary diodes $D_r$ and $D_2$ are turned off near ZCS through $L_r$, and this stage stops.  

5) Stage 5 [$t_5 < t < t_6$: Fig. 2(e)]: During this stage, the main transistor $T_1$ continuously conducts the input current $I_i$ and the snubber circuit is not active. The duration of this stage is a large part of the on state duration of the normal PWM converter and is determined by the PWM control. For this stage

\begin{align}
  \dot{i}_{T_1} &= I_i
\end{align}

(25)

can be written.

6) Stage 6 [$t_6 < t < t_7$: Fig. 2(f)]: Before this stage, $i_{T_1} = I_i$, $v_{T_2} = 0$, $i_{D_F} = 0$, $v_{C_T} = 0$ and $v_{C_B} = V_o$ are valid.

At $t = t_6$, when the gate signal of the main transistor $T_1$ is removed, the main transistor $T_1$ is turned off under near ZVS and the auxiliary diode $D_2$ is turned on with ZVS because of the capacitor $C_B$ charged to $V_o$. During this stage, $C_r$ is charged and $C_B$ is discharged. At instant $t_7$, when $C_r$ voltage reaches $V_o$ and $C_B$ voltage falls to zero simultaneously, the main diode $D_F$ is turned on with ZVS and the auxiliary diode $D_2$ is turned off with ZVS, and this stage finishes. In this case

\begin{align}
  v_{C_r} &= v_{T_1} = V_o - v_{C_B} = \frac{I_i}{C_r + C_B}(t - t_6) \\
  t_{t_7} &= \frac{C_r + C_B}{I_i} V_{C_B\text{max}} = \frac{C_r + C_B}{I_i} V_o
\end{align}

(26) (27)

are found. In this stage, $C_B$ restricts the rise rate of $T_1$ voltage. Thus, $T_1$ is turned off under near ZVS. Additionally, the parasitic capacitor of $D_F$ incorporates the capacitors $C_r$ and $C_B$ in this stage.

It should be noted that if the load current is decreased, $C_B$ voltage does not reach $V_o$ in the interval $(t_d - t_6)$. Consequently, the snubber effect of $C_B$ decreases proportionally in the interval $(t_6 - t_7)$. However, the duration of this stage $t_{t_7}$ does not vary. This feature provides operation at light load conditions for the proposed converter.

7) Stage 7 [$t_7 < t < t_8$: Fig. 2(g)]: During this stage, the main diode $D_F$ continues conducting the input current $I_i$ and the snubber circuit is not active. The duration of this stage is
a large part of the off state duration of the conventional PWM converter and is determined by the PWM control. For this stage

\[ i_{DF} = I_i \]  

(28)
can be written.

Therefore, at the moment \( t = t_b \), one switching cycle is completed and another switching cycle starts.

III. DESIGN PROCEDURE

The following design procedure, which is developed by considering the design procedures presented before [5], [7], is based not only on the soft switching turn on and turn off requirements of the main transistor \( T_1 \), the main diode \( D_F \) and the auxiliary transistor \( T_2 \), but also the transfer of the snubber energy to the load.

1) Snubber inductor \( L_s \) is selected to allow a current rise rate to be the maximum input current at most, within three times the nominal reverse recovery time of the main diode. This case can be defined as

\[ \frac{V_o}{I_r} 3 \tau_{tr} \leq I_{t_{max}} \cdot \]  

(29)

2) Snubber capacitor \( C_B \) is selected to charge up to approximately the output voltage, when the energy accumulated in the snubber inductor is transferred completely to it. For this stage, from (12) and (22)

\[ \frac{1}{2} L_s I_{t_{max}}^{2} + \frac{1}{2} C_r V_o^{2} = \frac{1}{2} C_B V_o^{2} \]  

(30)
can be derived. Here, \( I_{t_{max}} \) is the reverse recovery current of the main diode, for the values \( I_F = I_{t_{max}} \) and \( -\frac{dI}{dt} = -\frac{V_o}{I_r} \).

3) Additionally, the snubber inductor \( L_s \) and the snubber capacitor \( C_B \) are selected to allow the voltage rise time rates of the main and auxiliary transistors to be minimally their fall time ratings. In this case, from (21) and (27)

\[ t_{4s} = \frac{\pi}{2} \sqrt{\frac{L_s C_B}{d_F}} \geq t_{E1} \]  

(31)

\[ t_{6s} = \frac{C_r + C_B V_o}{V_i} \geq t_{d1} \]  

(32)

are obtained, respectively. In these equations, \( t_{d1} \) and \( t_{E1} \) are the fall time ratings of the main and auxiliary transistors respectively.

IV. CONVERTER FEATURES

The features of the proposed new ZVT-PWM converter can be summarized as follows.

1) All of the semiconductor devices are both turned on and off under exact or near ZVS and/or ZCS. The main transistor \( T_1 \) is turned on perfectly under ZVS provided with ZVT, and turned off with near ZVS. The main diode \( D_F \) is both turned on and off with ZVS. The auxiliary transistor \( T_2 \) is turned on with near ZCS, and turned off with near ZVS. Moreover, the auxiliary diodes \( D_r, D_1 \) and \( D_2 \) operate with soft switching.

2) The converter has a simple structure and low cost. Whereas the proposed converter is about as simple and cheap as the normal ZVT-PWM converter [2], it overcomes most of the drawbacks of the normal ZVT-PWM converter.

3) The converter has ease of control. For the control of this new converter, a normal PWM control signal is applied to the gate of the auxiliary transistor \( T_2 \) by the time \( T_1 \) voltage drops to zero, and after this time it is applied to the gate of the main transistor \( T_1 \). Furthermore, the emitter terminals of \( T_1 \) and \( T_2 \) are connected to the same point, and this feature makes control easy.

4) The circulating energy is minimal. In the ZVT-PWM converters presented before [2], [7]–[9], [12], there is the snubber capacitor \( C_r \) in parallel with the main switch, and this capacitor increases the circulating energy signi-
5) No additional voltage and current stresses on the main transistor $T_1$ and the main diode $D_F$ occur. Also, the voltage and current stresses on the auxiliary transistor $T_2$ and the auxiliary diodes $D_A$, $D_1$ and $D_2$ stay at allowable levels.

6) The converter acts as a conventional PWM converter during most of the time, because the time periods on which the snubber cell is active are very short.

7) The converter can operate at wide line and load ranges. The operation of ZVT-PWM converters is generally dependent strongly on the load current values, and so the line and load ranges are not wide. However, in the proposed new converter, when the load current decreases,
the time periods $t_{01}$ and $t_{12}$ fall proportionally, the period $t_{23}$ rises very lightly, the periods $t_{34}$, $t_{45}$ and $t_{57}$ do not vary. Therefore, as long as the active snubber cell is designed for the maximum load condition, the proposed new converter can operate over wide line and load ranges.

8) The proposed converter does not require any additional passive snubber cells.
9) The proposed active snubber cell can be easily applied to the other basic PWM dc–dc converters and to all switching converters.
10) The presented new converter has many more advantages than the other ZVT-PWM converters. In this converter, most of the drawbacks of the normal ZVT-PWM converter [2] are overcome both perfectly and easily.

V. EXPERIMENTAL RESULTS

To verify the predicted operation principles and theoretical analysis of the proposed new ZVT-PWM converter, a prototype of a 2 kW and 50 kHz IGBT-PWM boost converter given in Fig. 4 has been realized.

Some nominal values of the semiconductor devices used in the practical circuit are listed in Table I with reference to the handbooks of the manufacturers.

In the hard switching and the proposed soft switching converters, the losses of the semiconductor devices and the total efficiencies of the circuits are summarized for various load current values in Table II.

The experimental results are determined by measuring the temperature rise rates of the switch and diode heatsinks, and the voltage and current values of the input and the output. Moreover, in the hard switching converter, the measurements are done with the circuit operated at low frequency values to estimate the experimental results.

The oscillograms of the main transistor $T_1$, the auxiliary transistor $T_2$, the main diode $D_F$, and the auxiliary diodes $D_1$, $D_1$ and $D_2$ are given in Fig. 5(a)–(f) respectively.

In Fig. 6, the efficiency curves of the hard and proposed soft switching converters are shown comparatively. Oscillograms concerning the hard switching converter are not given in this study because they are given in most of the similar studies presented before.

From the oscillograms given in Fig. 5, it can be seen that $T_1$ is turned on perfectly with ZVS and turned off under near ZVS. $T_2$ is turned on under near ZCS and turned off under near ZVS. Also, the devices $D_{F1}$, $D_{F2}$, $D_{F3}$ and $D_{2}$ operate with soft switching. Moreover, additional voltage and current stresses on the main devices $T_1$ and $D_F$ do not take place, and the auxiliary devices $T_2$, $D_1$, $D_1$ and $D_2$ are subjected to allowable voltage and current values. It is also observed that the proposed new converter operates at light load conditions without any problems.

In connection with Table II and Fig. 6, it can be seen that the efficiency of the proposed soft switching converter is larger than that of the hard switching one, especially at high output power levels. At full output power in the proposed soft switching converter, the main switch loss is about 27% and the total circuit loss is about 36% of that in its counterpart hard switching converter, and so the overall efficiency, which is about 91% in the hard switching case, increases to about 97%.

As a result, it can be clearly seen that the predicted operation principles and analysis of the proposed converter are verified with all of the experimental results. In the proposed converter, most of the drawbacks of the normal ZVT-PWM converter are overcome both perfectly and easily. All of the semiconductor devices in this converter are both turned on and off under exact or near ZVS and/or ZCS. Any additional voltage and current stresses on the main devices do not occur, and the auxiliary devices are subjected to allowable voltage and current values.

VI. CONCLUSION

In this study, a new active snubber cell is presented to contrive a new family of ZVT-PWM converters. The drawbacks of the conventional ZVT-PWM converter are overcome in the converter with the proposed active snubber cell. The proposed converter operates at light load conditions without any problems. All of the semiconductor devices in this converter are turned on and off under exact or near ZVS and/or ZCS. Any additional voltage and current stresses on the main devices do not take place, and the auxiliary devices are subjected to allowable voltage and current values. Moreover, the converter has a simple structure, low cost and ease of control.

A ZVT-PWM boost converter implemented with the proposed new active snubber cell has been analyzed in detail. The predicted operation principles and theoretical analysis of the proposed converter have been completely verified with a prototype of a 2 kW and 50 kHz IGBT-PWM boost converter. It has been observed that the proposed converter has operated at light load conditions without any problems and all of the semiconductor devices have operated with soft switching.

Additionally, at full output power in the proposed soft switching converter, the main switch loss is about 27% and the total circuit loss is about 36% of that in its counterpart hard switching converter, and so the overall efficiency, which is about 91% in the hard switching case, increases to about 97%.
REFERENCES


A. Faruk Bakan was born in Istanbul, Turkey, in 1972. He received the B.S. degree in electronics and communication engineering and the M.S. degree in electrical engineering from Yildiz Technical University, Turkey, in 1994 and 1997, respectively, where he is currently pursuing the Ph.D. degree.

Since 1995, he has been a Research Assistant at the Yildiz Technical University. His research subjects include ac motor drives, direct torque control, power factor correction, and active and passive snubber cells in power electronics. He has published nine journal and conference papers in the area of power electronics. He was also employed as a Researcher in a research project concerning power electronics.

Hacý Bodur (M’90) was born in Ordu, Turkey, in 1959. He received the B.S., M.S. and Ph.D. degrees in electrical engineering from Yildiz Technical University, Turkey, in 1981, 1983, and 1990, respectively.

He was a Research Assistant from 1982 to 1986, a Lecturer from 1986 to 1991, and an Assistant Professor from 1991 to 1995, in the Department of Electrical Engineering, Yildiz Technical University, where, since 1995, he has been an Associate Professor. His research has been concentrated on the areas of ac motor drives, power factor correction, switching power supplies, high frequency power conversion, and active and passive snubber cells in power electronics. He has published over 20 journal and conference papers in the area of power electronics. He was also a Researcher in two research projects concerning power electronics.